Effects of scaling on the characteristics of CMOS analog circuits
نویسندگان
چکیده
Continued scaling of CMOS technology affects both, the parameters and the characteristics of MOSFET and the integrated circuit built on them and introduces some new problems in analog design. The reduction of the gate length and the gate oxide thickness led to improvements in terms of chip area, speed and power consumption. At the same time, nonlinear output conductance, reduced voltage gain and gate-leakage currents, set limits to analog circuits performance. In this paper are analyzed some characteristics of MOSFET (currents, I-V characteristics), considering different technology nodes. The impact of scaling below 0.1 μm on the characteristics of the analog circuit is evaluated by the device simulation of an operational transconductance amplifier (OTA) using LTspice simulation tool.
منابع مشابه
Time-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملSession 2 - Low power analog
Analog circuits provide the critical interfaces between the digital world inside today’s integrated circuits and the physical world. Semiconductor technology scaling driven by ’Moore’s Law’ has resulted in a phenomenal scaling of the performance of digital processors and memory. Continuing design innovations have enabled the scaling of analog interfaces onto scaled CMOS technologies, even thoug...
متن کاملیک راهکار جدید برای کاهش جریان نشتی در کلید های CMOS
CMOS switches are one of the main components of today's analog circuits. Among the many types of non-idealities that can affect the performance of the switch, its leakage current is of utmost importance. In order to reduce the leakage current or equally increase the OFF resistance of any switch, a novel technique is presented in this paper. The proposed technique employs the body effect to incr...
متن کاملDesign Challenges of Analog-to-Digital Converters in Nanoscale CMOS
This paper discusses issues in the design of analog-todigital converters (ADCs) in nanoscale CMOS and introduces some experimental designs incorporating techniques to solve these issues. Technology scaling increases the maximum conversion rate, but it decreases the gain and the SNR. To maintain a high SNR level despite the lowvoltage operation, the power consumption needs to be increased. Becau...
متن کاملGeostatistical-inspired fast layout optimisation of a nano-CMOS thermal sensor
Continuous and aggressive scaling of semiconductor technology has led to persistent and dominant nanoscale effects on analog/mixed-signal (AMS) circuits. Design space exploration and optimization costs using conventional techniques have increased to infeasible levels. Hence, growing research for alternative design and metamodeling techniques with a much reduced design space exploration and opti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2017